## Progressive Education Society's

Modern College of Arts, Science and Commerce (Autonomous), Shivajinagar, Pune 5.

ESE (End Semester Examination) October -2024

M. Sc ELECTRONIC SCIENCE (SEM-I)Regular & Backlog

## TIME-TABLE

Course Type	Course Code	Course	Course / Paper Title	Credit	ESE MARKS	DATE	TIME
	23CpHrtP101	Extra Credit	Human Rights-I	1	25	07-12-2024	2.30 pm to 3.00 pm
RM (4)	23ScEleP131	RM Paper 1 RM Paper 2	RM Paper : Core RM Paper : Electronic Science	4	100	09-12-2024	2.30 pm to 3.30 pm 3.30 pm to 5.30 pm
Major Mandatory (4 + 4+4+2)	23ScEleP111	Major Paper 1 (Theory)	Analog Circuit Design	4	50	10-12-2024	2.30 pm to 4.30 pm
	23ScEleP112	Major Paper 2 (Theory)	Advanced Digital system designing using Verilog	4	50	11-12-2024	2.30 pm to 4.30 pm
	23ScEleP113	Major Paper 3 (Practical)	Lab Course on 23ScEleP111, 23ScEleP112 & 23ScEleP114	4	50	At Department	
	23ScEleP114	Major Paper 4 (Theory)	Electronic Instrumentation System	2	25	13-12-2024	2.30 pm to 3.30 pm
Major Electives (4)	23ScEleP121	Major Elective 1 (Theory)	Network Circuits Analysis	4	50	14-12-2024	2.30 pm to 4.30 pm
	23ScEleP122	Major Elective 2 (Theory)	Sensors in Automation	4	50	14-12-2024	2.30 pm to 4.30 pm

the deys

All shirty.

P

KAN N

Dr. Yugandhar Shinde Dy. COE

Dr. R. M. Jagtap CoE

Dr. Anjali Sardesai Coordinator, IQAC

Dr. R. S. Zunjarrao Principal

## Instructions to Students:

- 1. Please ensure that you will reach the examination Hall 25 minutes before examination time.
- 2. Duly signed Hall ticket and college ID card is compulsory to attend the examinations.
- 3. Use of mobile phone and smart watch is strictly prohibited.
- 4. If any misconduct by any student will be confirmed by Examination Squad during examination then appropriate 'Disciplinary Action' will be admissible against the student as per SPPU rules.
- 5. For CIE Backlogs, contact the concerned Department.