Progressive Education Society's

Modern College of Arts, Science and Commerce (*Autonomous*), Shivajinagar, Pune 5. ESE (End Semester Examination) March /April -2024 M. Sc ELECTRONIC SCIENCE (SEM-I) Backlog

TIME-TABLE

Course Type	Course Code	Course	Course / Paper Title	Credit	ESE MARKS	DATE	TIME
RM (4)	23ScEleP131	RM Paper 1 RM Paper 2	RM Paper : Core RM Paper : Electronic Science	4	100	29/04/2024	2.30 pm to 5.00 pm
Major Mandatory (4 + 4+4+2)	23ScEleP111	Major Paper 1 (Theory)	Analog Circuit Design	4	50	30/04/2024	2.30 pm to 4.30 pm
	23ScEleP112	Major Paper 2 (Theory)	Advanced Digital system designing using Verilog	4	50	02/05/2024	2.30 pm to 4.30 pm
	23ScEleP113	Major Paper 3 (Practical)	Lab Course on 23ScEleP111, 23ScEleP112 & 23ScEleP114	4	50	At Department	
	23ScEleP114	Major Paper 4 (Theory)	Electronic Instrumentation System	2	25	04/05/2024	2.30 pm to 3.30 pm
Major Electives (4)	23ScEleP121	Major Elective 1 (Theory)	Network Circuits Analysis	4	50	06/05/2024	2.30 pm to 4.30 pm
	23ScEleP122	Major Elective 2 (Theory)	Sensors in Automation	4	50	06/05/2024	2.30 pm to 4.30 pm

Dr. Yugandhar Shinde Dr. R. M. Jagtap Dr. Anjali Sardesai Dr. R. S. Zunjarrao Dy. COE CoE Coordinator, IQAC Principal

Instructions to Students:

- 1. Please ensure that you will reach the examination Hall 25 minutes before examination time.
- 2. Duly signed Hall ticket and college ID card is compulsory to attend the examinations.
- 3. Use of mobile phone and smart watch is strictly prohibited.
- 4. If any misconduct by any student will be confirmed by Examination Squad during examination then appropriate 'Disciplinary Action' will be admissible against the student as per SPPU rules.
- 5. For CIE Backlogs, contact the concerned Department.