

Progressive Education Society's

Modern College of Arts, Science and Commerce (Autonomous)

Shivajinagar, Pune -5 Time Table for Third Year UG

SCIENCE FACULTY

(T.Y.B.SC. ELECTRONIC SCIENCE) SEM V

CIE Backlog Examination, Mar-Apr 2024 (Sem-VI – Backlog)

Date	Time	Subject Code	Subject
01-04-2024	1.15 pm to 2.00 pm	19ScEleU601	Electronic Instrumentation and Robotics
02-04-2024	1.15 pm to 2.00 pm	19ScEleU602	Advanced Microcontroller : PIC
03-04-2024	1.15 pm to 2.00 pm	19ScEleU603	Industrial Power Electronics
04-04-2024	1.15 pm to 2.00 pm	19ScEleU604	Modeling and Simulation of System using MATLAB
05-04-2024	1.15 pm to 2.00 pm	19ScEleU605	Advanced Electronic Communication and IoT
06-04-2024	1.15 pm to 2.00 pm	19ScEleU607	Fiber Optic Communication

Dr. R. M. Jagtap Controller of Examinations Dr. Anjali Sardesai Coordinator, IQAC Dr. R. S. Zunjarrao Principal

Instructions to Students:

- 1. The examination hall for CIE Backlog Examination will be communicated to you by concerned Department.
- 2. For any query related to CIE Backlog Examination time-table, please contact concerned subject teacher /Department.
- 3. For CIE Backlog Examination, please ensure that you will reach the examination Hall 10 minutes before examination time.
- **4.** Duly signed Hall ticket and college ID card is compulsory to attend the examinations.
- 5. Use of mobile phone and smart watch is strictly prohibited.
- 6. If any misconduct by any student will be confirmed by Examination Squad during examination, then appropriate 'Disciplinary Action' will be admissible against the student as per SPPU rules.